 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| CMOS MT88E39 Calling Number Identification Circuit Advance Information (CNIC1.1) Features * * 1200 baud Bell 202 and CCITT V.23 Frequency Shift Keying (FSK) demodulation Compatible with Bellcore GR-30-CORE, SR-TSV-002476, TIA/EIA-716 and ETSI 300 778-1 High input sensitivity Dual mode 3-wire data interface (Serial FSK data stream or MT88E43 compatible 1 byte buffer) Internal gain adjustable amplifier Carrier detect status output Uses 3.579545 MHz crystal or ceramic resonator 3 to 5V 10% supply voltage Low power CMOS with power down mode Direct pin to pin replacement of MT8841 and MT88E41 DS5035 ISSUE 3 November 1998 Ordering Information MT88E39AS 16 Pin SOIC -40 to +85 C * * Description The MT88E39 Calling Number Identification Circuit (CNIC1.1) is a CMOS integrated circuit which provides an interface to calling line information delivery services that utilize 1200 baud Bell 202 or CCITT V.23 FSK data transmission schemes. The MT88E39 receives and demodulates the FSK signal and outputs the data into a simple dual mode 3-wire serial interface which eliminates the need for an UART. The MT88E39 is Bellcore, ETSI and NTT compatible and can operate in 3V and 5V applications. It is a pin to pin replacement of the MT8841 and MT88E41 by operating in the MT88E41 FSK interface mode (mode 0) when placed in a MT88E41 socket. New designs may also choose the MT88E43 compatible interface (mode 1) where the microcontroller reads the FSK byte from a 1 byte buffer. * * * * * * Applications * Global (North America, Japan, Europe) FSK based CID (Calling Identity Delivery) / CLIP (Calling Line Identity Presentation) Feature phones, adjunct boxes FAX machines Telephone answering machines Computer Telephony Integration (CTI) Battery powered applications * * * * * GS ININ+ + Receive Bandpass Filter FSK Demodulator Data and Timing Recovery DATA DR DCLK CAP VRef Bias Generator Carrier Detector CD Clock Generator to other circuits PWDN OSC1 OSC2 VSS VDD MODE IC Figure 1 - Functional Block Diagram 5-1 MT88E39 Advance Information IN+ INGS VRef CAP OSC1 OSC2 VSS 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 16 PIN SOIC VDD IC** MODE* PWDN CD DR DATA DCLK * Was IC1 in MT88E41 ** Was IC2 in MT88E41 Figure 2 - Pin Connections Pin Description Pin # 1 2 3 4 5 6 7 8 9 Name IN+ INGS VRef CAP Non-inverting Op-Amp (Input). Inverting Op-Amp (Input). Gain Select (Output). Gives access to op-amp output for connection of feedback resistor. Voltage Reference (Output). Nominally VDD/2. This is used to bias the op-amp inputs. Capacitor. Connect a 0.1F capacitor to VSS. Description OSC1 Oscillator (Input). Crystal connection. This pin can be driven directly from an external clocking source. OSC2 Oscillator (Output). Crystal connection. When OSC1 is driven by an external clock, this pin should be left open. VSS Power supply ground. DCLK 3-wire FSK Interface: Data Clock (CMOS Output/Schmitt Input). In mode 0 (MT88E41 compatible mode - when the MODE pin is logic low) this is a CMOS output which denotes the nominal mid-point of a FSK data bit. In mode 1 (when the MODE pin is logic high) this is a Schmitt trigger input used to shift the FSK data byte out to the DATA pin. DATA 3-wire FSK Interface: Data (CMOS Output). In mode 0 (MT88E41 compatible mode - when the MODE pin is logic low) the FSK serial bit stream is output to DATA as demodulated. Mark frequency corresponds to logical 1. Space frequency corresponds to logical 0. In mode 1 (when the MODE pin is logic high) the start and stop bits are stripped off and only the data byte is stored in a 1 byte buffer. At the end of each word signalled by the DR pin, the microcontroller should shift the byte out to DATA pin by applying 8 read pulses at the DCLK pin. 3-wire FSK Interface: Data Ready (Open Drain/CMOS Output). Active low. In mode 0 (MT88E41 compatible mode - when the MODE pin is logic low) this is an open drain output. In mode 1 (when the MODE pin is logic high) this is a CMOS output. This pin denotes the end of a word. Typically, DR is used to interrupt the microcontroller. It is normally hi-Z or high (modes 0 and 1 respectively) and goes low for half a bit time at the end of a word. But in mode 1 if DCLK begins during DR low, the first rising edge of the DCLK input will return DR to high. This feature allows an interrupt requested by DR to be cleared upon reading the first DATA bit. Carrier Detect (Open Drain/CMOS Output). Active low. In mode 0 (MT88E41 compatible mode - when the MODE pin is logic low) this is an open drain output. In mode 1 (when the MODE pin is logic high) this is a CMOS output. A logic low indicates that a carrier has been present for a specified time on the line. A time hysteresis is provided to allow for momentary discontinuity of carrier. The demodulated FSK data is inhibited until the carrier has been detected. 10 11 DR 12 CD 13 PWDN Power Down (Schmitt Input). Active high. Powers down the device including the input op-amp and the oscillator. Must be low for operation. 5-2 Advance Information Pin Description Pin # 14 Name Description MT88E39 MODE Mode select (Input). This pin selects the 3-wire FSK interface mode. To select mode 0 (MT88E41 compatible mode) this pin should be logic low. To select mode 1 this pin should be logic high. Because this pin is already connected to Vss in 'E41 applications, the MT88E39 can replace the 'E41 without any circuit or software change. IC VDD Internal Connection. Internal connection. Leave open circuit. In MT88E41, this was IC2 which was also left open in the application circuit. Positive power supply voltage. The MT88E39 provides an interface to the Caller ID physical layer. It bandpass filters and demodulates the 1200 baud FSK signal. It also provides a convenient interface to extract the demodulated FSK data. Although the main application of the MT88E39 is Caller ID, it can also be used wherever 1200 baud Bell 202 and/or CCITT V.23 FSK reception is required. 3 to 5V operation The MT88E39 can operate from 5.5V down to 2.7V, but the FSK reject level will change with Vdd. In a battery powered CPE, the FSK accept level will become lower as the batteries are run down. If the CPE is designed for 4.5V, the accept level will be lowered when the batteries drain to 3V. In North America there is a requirement for rejecting FSK signals which are below 3 mVrms when data is not preceded by ringing, such as VMWI (Visual Message Waiting Indicator) applications. When the batteries are drained, the CPE will not meet the reject level. For on-hook Caller ID, there is no reject level and the CPE will meet all requirements. Input Configuration The input arrangement of the MT88E39 provides an operational amplifier, as well as a bias source (VRef) which is used to bias the inputs at VDD/2. Provision is made for connection of a feedback resistor to the op-amp output (GS) for adjustment of gain. Figure 3 shows the necessary connections for a differential input configuration. In a single-ended configuration, the input pins are connected as shown in Figure 4. 15 16 Functional Description The MT88E39 is a FSK demodulator compatible with FSK based Caller ID services around the world, such as in North America, France, Germany, and Japan. Caller ID is the generic term for a group of services offered by telephone operating companies whereby information about the calling party is delivered to the subscriber. In the FSK based methods, the information is modulated in either Bell 202 (in North America) or CCITT V.23 (in Europe) FSK format and transmitted at 1200 baud from the serving end office to the subscriber's terminal. In North America, Caller ID uses the voiceband data transmission interface defined in the Bellcore document GR-30-CORE. The terminal or CPE (Customer Premises Equipment) requirements are defined in Bellcore document SR-TSV-002476. Typical services are CND (Calling Number Delivery), CNAM (Calling Name Delivery), VMWI (Visual Message Waiting Indicator) and CIDCW (Calling Identity Delivery on Call Waiting). In on-hook Caller ID, such as CND and CNAM, the information is typically transmitted from the end office before the subscriber picks up the phone. There are various methods such as between the first and second rings (North America), between an abbreviated ring and the first true ring (Japan, France and Germany). On-hook Caller ID can also occur without ringing for services such as VMWI. The MT88E39 is suitable for these forms of alerting. In off-hook Caller ID, such as CIDCW, information about a new calling party is sent to the subscriber who is already engaged in a call. Bellcore's method uses a special dual tone known as CAS (CPE Alerting Signal) which should be detected by the CPE. After the CPE has acknowledged with a DTMF digit, the end office will send the FSK data. The MT88E39 is suitable for receiving the FSK data but a separate CAS detector is required. 5-3 MT88E39 Mode 0 C1 R1 IN+ INC2 R4 R5 GS R3 R2 Advance Information This mode is selected when the MODE pin is low. It is the MT88E41 compatible mode where the FSK data stream is output as demodulated. Since the MODE pin was IC1 in MT88E41 and connected to Vss, the MT88E39 will work in mode 0 when placed in a MT88E41 socket. In this mode, the MT88E39 receives the FSK signal, demodulates it, and outputs the data directly to the DATA pin (see Figure 11). For each received stop and start bit sequence, the MT88E39 outputs a fixed frequency clock string of 8 pulses at the DCLK pin. Each DCLK rising edge occurs in the nominal centre of a data bit. DCLK is not generated for the stop and start bits. Consequently, DCLK will clock only valid data into a peripheral device such as a serial to parallel shift register or a microcontroller. The MT88E39 also outputs an end of word pulse (Data Ready) on the DR pin, which indicates the reception of every 10-bit word (counting the start and stop bits) sent from the end office. DR can be used to interrupt a microcontroller or cause a serial to parallel converter to parallel load its data into a microcontroller. The mode 0 DATA pin can also be connected to a personal computer's serial communication port after converting from CMOS to RS-232 voltage levels. Mode 1 This mode is selected when the MODE pin is high. In this mode, the microcontroller supplies read pulses at the DCLK pin (which is now an input) to shift the 8-bit data words out of the MT88E39, onto the DATA pin. The MT88E39 asserts DR to denote the word boundary and indicate to the microprocessor that a new word has become available (see Figure 12). Internal to the MT88E39, the demodulated data bits are sampled and stored. The start and stop bits are stripped off. After the 8th bit, the data byte is parallel loaded into an 8 bit shift register and DR goes low. The shift register's contents are shifted out to the DATA pin on the supplied DCLK's rising edge in the order they were received. If DCLK begins while DR is low, DR will return to high upon the first DCLK. This feature allows the associated interrupt to be cleared by the first read pulse. Otherwise DR is low for half a nominal bit time (1/2400 sec). After the last bit has been read, additional DCLKs are ignored. Note that in both modes, the 3-pin interface may also output data generated by speech or other voiceband VRef DIFFERENTIAL INPUT AMPLIFIER MT88E39 C1 = C2 R1 = R4 R3 = (R2 x R5) / (R2 + R5) For unity gain, R5 = R1 INPUT IMPEDANCE VOLTAGE GAIN (AVdiff) = R5/R1 (ZINdiff) = 2 R12 + (1/C)2 Figure 3 - Differential Input Configuration IN+ C RIN IN- RF GS VOLTAGE GAIN (AV) = RF / RIN VRef MT88E39 Figure 4 - Single-Ended Input Configuration 3-wire FSK Data Interface The MT88E39 provides a powerful dual mode 3-wire interface so that the 8-bit data words in the demodulated FSK bit stream can be extracted without the need either for an external UART or for the microcontroller to perform the UART function in software. The interface is specifically designed for the 1200 baud rate and is comprised of the DATA, DCLK (data clock) and DR (data ready) pins. Two modes (0 and 1) are selectable via control of the device's MODE pin. In mode 0 the FSK bit stream is output as demodulated. In mode 1 the FSK data byte is store in a 1 byte buffer. Note that in mode 0 DR and CD are open drain outputs; in mode 1 they are CMOS outputs. DCLK is an output in mode 0, an input in mode 1. 5-4 Advance Information signals. The user may choose to ignore these outputs when FSK data is not expected, or force the MT88E39 into its power down mode. Power Down Mode For applications requiring reduced power consumption, the MT88E39 can be forced into power down when it is not needed. This is done by pulling the PWDN pin high. In power down mode, the oscillator, op-amp and internal circuitry are all disabled and the MT88E39 will not react to the input signal. DR and CD are at high impedance or at logic high (modes 0 and 1 respectively). In mode 0, DATA and DCLK are at logic high. The MT88E39 can be awakened for reception of the FSK signal by pulling the PWDN pin low. Carrier Detect The carrier detector provides an indication of the presence of a signal in the FSK frequency band. It detects the presence of a signal of sufficient amplitude at the output of the FSK bandpass filter. The signal is qualified by a digital algorithm before the CD output is set low to indicate carrier detection. A 10ms hysteresis is provided to allow for momentary signal drop out once CD has been activated. CD is released when there is no activity at the FSK bandpass filter output for 10 ms. When CD is inactive (high), the raw output of the demodulator is ignored by the data timing recovery circuit (see Figure 1). In mode 0, the DATA pin is forced high. No DCLK or DR signal is generated. In mode 1, the internal shift register is not updated and no DR is generated. If DCLK is clocked (in mode 1), DATA is undefined. Note that signals such as CAS, speech and DTMF tones also lie in the FSK frequency band and the carrier detector may be activated by these signals. They will be demodulated and presented as data. To avoid false data, the PWDN pin should be used to disable the FSK demodulator when no FSK signal is expected. Ringing, on the other hand, does not pose a problem as it is ignored by the carrier detector. Crystal Oscillator The MT88E39 uses either a 3.579545MHz ceramic resonator or crystal oscillator as the master timing source. The crystal specification is as Frequency: Frequency tolerance: Resonance mode: Load capacitance: Maximum series resistance: Maximum drive level (mW): e.g. CTS MP036S MT88E39 follows: 3.579545 MHz 0.2%(-40C+85C) Parallel 18 pF 150 ohms 2 mW MT88E39 OSC1 OSC2 MT88E39 OSC1 OSC2 MT88E39 OSC1 OSC2 3.579545 MHz to the next MT88E39 (For 5V application only) Figure 5 - Common Crystal Connection For 5V applications any number of MT88E39 devices can be connected as shown in Figure 5 such that only one crystal is required. The connection between OSC2 and OSC1 can be DC coupled as shown, or the OSC1 input on all devices can be driven from a CMOS buffer (dc coupled) with the OSC2 outputs left unconnected. VRef and CAP Inputs VRef is the output of a low impedance voltage source equal to VDD/2 and is used to bias the input op-amp. A 0.1F capacitor is required between CAP and VSS to suppress noise on VRef. Applications Table 1 shows the Bellcore and ETSI FSK signal characteristics. The application circuit in Figure 6 will meet these requirements. For 5V designs the input op-amp should be set to unity gain to meet the Bellcore requirements and -2.5 dB gain for ETSI requirements. As supply voltage (VDD) is decreased, the FSK detect threshold will be lowered. Therefore for designs operating at other than 5V nominal voltage, to meet the FSK reject level requirement the gain of the op-amp should be reduced accordingly. For 3V designs the gain settings for Bellcore and ETSI should be -3dB and -5.5dB respectively. 5-5 MT88E39 For applications requiring detection of lower FSK signal level, the input op-amp may be configured to provide adequate gain. However, too much gain will cause noise tolerance to fail the TIA requirements because the FSK signal will be clipped at GS when the single tone noise is added. Advance Information Vdd TIP Vdd R2 MT88E39 IN+ VDD IC MODE PWDN CD DR DATA DCLK R8*1 R9*1 Vdd 100nF 20% C1 R1 D1 D2 Vdd Vdd RING C2 R3 D3 D4 R4 R5 R6 R7 INGS VRef CAP 100nF 20% D5 D7 D6 D8 1N5231B OSC1 Xtal OSC2 VSS 100nF 10% 50V (FSK interface mode 0 selected) Vdd = To microcontroller = From microcontroller 200K 5% Motorola 4N25 464K 5% (Ring Detect) 10nF To microcontroller 330nF R10 10% 250V Note: *1 R8 and R9 not required when FSK interface mode 1 is selected. Unless stated otherwise, resistors are 1%, 0.1 Watt; capacitors are 5%, 6.3V D1, D2, D3, D4 = diodes, 1N4003 or 1N4148 or equivalent D5, D6, D7, D8 = bridge rectifier diodes, 1N914 Xtal = 3.579545 MHz, +/-0.2% R8 = R9 = 100K, 20% R10 = 12K1, 1W5, 5%, Fusible resistor R2 = R4 = 34K For 1000Vrms, 60Hz isolation from Tip to Earth and Ring to Earth: R1 = R3 = 430K, 0.5W, 5%, 475V minimum. e.g. IRC Type GS-3 C1 = C2 = 2n2, 1332V minimum If the 1000Vrms is met by other means, then this circuit has to meet FCC part 68 Type B Ringing: R1 = R3 = 432K, 0.1W, 1%, 56V minimum C1 = C2 = 2n2, 212V minimum Example of component values for Vdd = 5V +/- 10% For Bellcore applications, set input gain = 0dB: R5 = 53K6 R6 = 60K4 R7 = 464K Example of component values for Vdd = 3V +/- 10% For Bellcore applications, set input gain = -3 dB: R5 = 44K2 R6 = 51K1 R7 = 332K For ETSI applications, set input gain = -2.5dB: R5 = 53K6 R6 = 63K4 R7 = 348K For ETSI applications, set input gain = -5.5dB: R5 = 44K2 R6 = 53K6 R7 = 249K Figure 6 - Application Circuit 5-6 Advance Information MT88E39 North America: Bellcore *1 1200 Hz +/- 1% 2200 Hz +/- 1% -36.20 to -4.23 dBm *3 (12 to 476 mVrms) -48.23 dBm (3 mVrms) (VMWI only) 1200 baud +/- 1% -6 to +10 dB Single tone (f): -18 dB (f<=60Hz) -12 dB (60 Parameter Mark (logical 1) frequency Space (logical 0) frequency Received signal level Reject signal level Transmission rate Twist Signal to noise ratio >= 25 db (300 to 3400 Hz) MT88E39 FSK input gain for Vdd=5V +/-10% -2.5 dB Table 1 - FSK signal characteristics specified by some standard bodies Notes: *1: Recommended by TIA/EIA-716. Bellcore has agreed to the values and will incorporate them into its future standards. *2: ETS 300 778-1 (On-hook) Sep 97, ETS 300 778-2 (Off-hook) Jan 97. *3: dBm = Decibels above or below a reference power of 1mW into 600 ohms. 0dBm=0.7746Vrms. *4: dBV = Decibels above or below a reference voltage of 1Vrms. 0dBV=1Vrms. *5: On-hook signal range. The Off-hook signal levels are inside this range: -30.78 to -7.78 dBm. Vdd Interrupt Source 1 INT1 (open drain) R1 can be opened and D1 shorted if the microcontroller does not read the INT1 pin. Interrupt Source 2 INT2 (CMOS) R1 D1 Vdd Microcontroller INT (input) Vdd MT88E39 DR (Mode 0: Open Drain) (Mode 1: CMOS Input Port Bit *R2 can be omitted if mode 1 is selected R2 * Figure 7 - Application Circuit (multiple interrupt source) 5-7 MT88E39 Absolute Maximum Ratings* - Voltages are with respect to VSS unless otherwise stated. Parameter 1 2 3 4 5 DC Power Supply Voltage VDD to VSS Voltage on any pin Current at any pin (except VDD and VSS) Storage Temperature Package Power Dissipation Symbol VDD VP I I/O TST PD -65 Min -0.3 -0.3 Advance Information Max 6 VDD+0.3 10 +150 500 Units V V mA C mW * Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied. Recommended Operating Conditions - Voltages are with respect to ground (VSS) unless otherwise stated Characteristics 1 2 3 4 DC Power Supply Voltage Clock Frequency Tolerance on Clock Frequency Operating Temperature Sym VDD fOSC fc -40 Min 2.7 3.579545 Typ Max 5.5 0.2 +85 Units V MHz % C Test Conditions DC Electrical Characteristics Characteristics 1 2 S U P P L Y DR, CD, DATA, DCLK Sym IDDQ IDD Min Typ* 0.1 1.2 1.9 Max 15 2.0 3.0 Units A mA mA mA mA Test Conditions Notes* 1 Notes* 2 Standby Supply Current Operating Supply Current VDD=3.0V, 25oC VDD=5.0V, 25oC Sink Current Source current DATA DCLK (in mode 0) DR, CD (in mode 1) Output hi-Z current (in mode 0) Schmitt Input High Threshold Schmitt Input Low Threshold Schmitt Hysteresis CMOS Input High Voltage CMOS Input Low Voltage Input Current 3 4 IOL IOH 2.5 0.8 VOL=0.1VDD VOH=0.9VDD 5 6 DR, CD IOZ VT+ VTVHYS VIH VIL IIN VRef RRef 0.5*VDD - 0.1 0.48*VDD 0.28*VDD 0.2 0.7*VDD VSS 10 0.68*VDD 0.48*VDD A V V V VOZ=VSS to VDD 7 8 9 PWDN, DCLK (in mode 1) MODE PWDN, DCLK, MODE VRef VDD 0.3*VDD 10 V A VSS VIN VDD No Load 10 11 Output Voltage Output Resistance 0.5*VDD + 0.1 2 V k DC Electrical Characteristics are over recommended operating conditions unless otherwise stated. * Typical figures are at 25C and are for design aid only. Notes*: 1.PWDN=Vdd. FSK input = 0 mVrms. Digital inputs at either Vdd or Vss. No current drawn from output pins. 2.PWDN=Vss. FSK input = 0 mVrms. With no current drawn from Vref, OSC2 and all digital pins. 5-8 Advance Information Electrical Characteristics - Gain Setting Amplifier Characteristics 1 2 3 4 5 6 7 8 9 Input Leakage Current Input Resistance Input Offset Voltage Power Supply Rejection Ratio Common Mode Rejection DC Open Loop Voltage Gain Unity Gain Bandwidth Output Voltage Swing Capacitive Load (GS) Sym IIN Rin VOS PSRR CMRR AVOL fC VO CL RL VCM 100 1.0 VDD-1.0 MT88E39 Min Typ Max 1 Units A M Test Conditions VSS VIN VDD 5 25 30 30 40 0.2 0.5 VDD-0.7 mV dB dB dB MHz V pF k V Load 100k 1kHz ripple on VDD VCMmin VIN VCMmax 50 10 Resistive Load (GS) 11 Common Mode Voltage Range Electrical characteristics are over recommended operating conditions, unless otherwise stated. Typical figures are at 25C and are for design aid only: not guaranteed and not subject to production testing. AC Electrical Characteristics - FSK Characteristics 1 Input Detection Level Sym Min -37.78 -40 10 1188 1188 2178 1200 1200 2200 Typ Max -1.78 -4 631 1212 1212 2222 Units dBm 1, 2, 3, 4 dBV mVrms baud Hz Hz Hz Hz dB 10 dB 6 Notes* 2 Input Baud Rate 3 Input Frequency Detection Bell 202 1 (Mark) Bell 202 0 (Space) CCITT V.23 1 (Mark) CCITT V.23 0 (Space) 4 Input Noise Tolerance 20 log (signal ) noise 5 Twist=20 log(VMark ) V Space }6 }6 BELL 202 Frequencies 1280.5 1300 1319.5 2068.5 2100 2131.5 SNR 20 -6 CCITT V.23 Frequencies 3, 4, 5 AC Electrical Characteristics are over recommended operating conditions, unless otherwise stated. Typical figures are at 25C and are for design aid only: not guaranteed and not subject to production testing. Notes*: 1. dBm = Decibels above or below a reference power of 1mW into 600. 0dBm=0.7746Vrms. 2. dBV = Decibels above or below a reference voltage of 1Vrms. 0dBV=1Vrms. 3. Input op-amp configured to 0dB gain at Vdd=5V+/-10%, -3dB at Vdd=3V+/-10%. 4. Mark and Space frequencies have the same amplitude. 5. Band limited random noise (200-3400Hz). Present when FSK signal present. 6. OSC1 at 3.579545 MHz 0.2%. 5-9 MT88E39 AC Electrical Characteristics - Timing Characteristics 1 2 3 4 5 CD PWDN OSC1 Advance Information Sym tPU tPD tIAL tIAH Min Typ Max 50 Units ms s ms ms ms 1 Notes* Power-up time Power-down time Input FSK to CD low delay Input FSK to CD high delay Hysteresis 100 1000 25 10 10 AC Electrical Characteristics are over recommended operating conditions unless otherwise stated. Typical figures are at 25C and are for design aid only, not guaranteed and not subject to production testing. Notes*: 1. The device will stop functioning within this time, but more time may be required to reach IDDQ. AC Electrical Characteristics - 3-Wire FSK Interface Timing (Mode 0) Characteristics 1 2 3 4 5 6 7 8 9 10 11 12 13 DR DCLK DR DCLK DATA DCLK DATA Sym Min 1188 Typ 1200 1 Max 1212 5 200 200 Units bps ms ns ns s s 3 3 1, 6 Notes* Rate Input FSK to DATA delay Rise time Fall time DATA to DCLK delay DCLK to DATA delay Frequency High time Low time DCLK to DR delay Rise time Fall time Low time tCH tCL tCRD tRR tFF tRL tIDD tR tF tDCD tCDD 6 6 1200.4 415 415 415 416 416 1202.8 416 416 416 1205.2 417 417 417 10 200 1, 2, 5, 6 1, 2, 5, 6 2 2 2 2 4 4 2 Hz s s s s ns s 415 416 417 AC Electrical Characteristics are over recommended operating conditions unless otherwise stated. Typical figures are at 25C and are for design aid only, not guaranteed and not subject to production testing. Notes*: 1. FSK input data at 1200 12 baud. 2. OSC1 at 3.579545 MHz 0.2%. 3. 10k to VSS, 50pF to VSS. 4. 10k to VDD, 50pF to VSS. 5. Function of signal condition. 6. For a repeating mark space sequence, the data stream will typically have equal 1 and 0 bit durations. AC Electrical Characteristics - 3-Wire FSK Interface Timing (Mode 1) Characteristics 1 2 3 4 5 DCLK DR DCLK Sym fDCLK1 Min Typ Max 1 Units MHz % ns ns ns Notes* See Fig. 12 Frequency Duty Cycle Rise Time DCLK low setup time to DR DCLK low hold time to DR 30 70 100 tDDS tDDH 500 500 See Fig. 12 See Fig. 12 AC Electrical Characteristics are over recommended operating conditions unless otherwise stated. Typical figures are at 25C and are for design aid only, not guaranteed and not subject to production testing. 5-10 Advance Information tDCD tCDD tF MT88E39 tR DATA DCLK tCL tR tCH tF Figure 8 - DATA and DCLK Output Timing (Mode 0) tFF DR tRL tRR Figure 9 - DR Output Timing (Mode 0) 2 sec TIP/RING First Ring 500ms (min) Data 200ms (min) channel seizure Mark state checksum Input FSK Second Ring PWDN tPU tPD OSC2 CD * tIAL tIAH DATA High (Input Idle) High (Input Idle) DCLK (mode 0) DR * * with pull-up resistor in mode 0 Figure 10 - Input and Output Timing (Bellcore CND Service) 5-11 MT88E39 start stop TIP/RING b7 tIDD start DATA b7 stop b0 b1 b2 b3 b4 b5 b6 b7 stop start 1 0 b0 b1 b2 b3 b4 b5 b6 b7 start stop 1 0 Advance Information start stop b0 b1 b2 b3 b4 b5 b6 b7 1 0 b0 b1 b2 start b0 b1 b2 b3 b4 b5 b6 b7 stop b0 b1 b2 DCLK tCRD DR * * with external pull-up resistor Figure 11 - Serial Data Interface Timing (Mode 0) Demodulated Data (Internal Signal) word N 7 stop start 0 1 2 word N+1 3 4 5 6 tRL 7 stop DR (Data Ready) CMOS tDDS Output tDDH DCLK (Data Clock)* Schmitt Input DATA Output 6 7 1/fDCLK1 0 1 2 3 word N 4 5 6 7 0 word N-1 * The DCLK input must be low before and after DR falling edge DCLK clears DR DCLK does not clear DR, so DR is low for maximum time (1/2 bit time) Figure 12 - Serial Data Interface Timing (Mode 1) 5-12 Package Outlines Pin 1 E A C L H e D 4 mils (lead coplanarity) Notes: 1) Not to scale 2) Dimensions in inches 3) (Dimensions in millimeters) 4) A & B Maximum dimensions include allowable mold flash B L A1 DIM A A1 B C D E e H L 16-Pin Min 0.093 (2.35) 0.004 (0.10) 0.013 (0.33) 0.009 (0.231) 0.398 (10.1) 0.291 (7.40) 18-Pin Min 0.093 (2.35) 0.004 (0.10) 0.013 (0.33) 0.009 (0.231) 0.447 (11.35) 0.291 (7.40) 20-Pin Min 0.093 (2.35) 0.004 (0.10) 0.013 (0.33) 0.009 (0.231) 0.496 (12.60) 0.291 (7.40) 24-Pin Min 0.093 (2.35) 0.004 (0.10) 0.013 (0.33) 0.009 (0.231) 0.5985 (15.2) 0.291 (7.40) Max 0.104 (2.65) 0.012 (0.30) 0.020 (0.51) 0.013 (0.318) 0.614 (15.6) 0.299 (7.40) Min 28-Pin Max 0.104 (2.65) 0.012 (0.30) 0.020 (0.51) 0.013 (0.318) 0.7125 (18.1) 0.299 (7.40) Max 0.104 (2.65) 0.012 (0.30) 0.020 (0.51) 0.013 (0.318) 0.413 (10.5) 0.299 (7.40) Max 0.104 (2.65) 0.012 (0.30) 0.030 (0.51) 0.013 (0.318) 0.4625 (11.75) 0.299 (7.40) Max 0.104 (2.65) 0.012 (0.30) 0.020 (0.51) 0.013 (0.318) 0.512 (13.00) 0.299 (7.40) 0.093 (2.35) 0.004 (0.10) 0.013 (0.33) 0.009 (0.231) 0.697 (17.7) 0.291 (7.40) 0.050 BSC (1.27 BSC) 0.394 (10.00) 0.016 (0.40) 0.419 (10.65) 0.050 (1.27) 0.050 BSC (1.27 BSC) 0.394 (10.00) 0.016 (0.40) 0.419 (10.65) 0.050 (1.27) 0.050 BSC (1.27 BSC) 0.394 (10.00) 0.016 (0.40) 0.419 (10.65) 0.050 (1.27) 0.050 BSC (1.27 BSC) 0.394 (10.00) 0.016 (0.40) 0.419 (10.65) 0.050 (1.27) 0.050 BSC (1.27 BSC) 0.394 (10.00) 0.016 (0.40) 0.419 (10.65) 0.050 (1.27) Lead SOIC Package - S Suffix NOTES: 1. Controlling dimensions in parenthesis ( ) are in millimeters. 2. Converted inch dimensions are not necessarily exact. General-7 http://www.mitelsemi.com World Headquarters - Canada Tel: +1 (613) 592 2122 Fax: +1 (613) 592 6909 North America Tel: +1 (770) 486 0194 Fax: +1 (770) 631 8213 Asia/Pacific Tel: +65 333 6193 Fax: +65 333 6192 Europe, Middle East, and Africa (EMEA) Tel: +44 (0) 1793 518528 Fax: +44 (0) 1793 518581 Information relating to products and services furnished herein by Mitel Corporation or its subsidiaries (collectively "Mitel") is believed to be reliable. However, Mitel assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Mitel or licensed from third parties by Mitel, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Mitel, or non-Mitel furnished goods or services may infringe patents or other intellectual property rights owned by Mitel. This publication is issued to provide information only and (unless agreed by Mitel in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Mitel without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Mitel's conditions of sale which are available on request. M Mitel (design) and ST-BUS are registered trademarks of MITEL Corporation Mitel Semiconductor is an ISO 9001 Registered Company Copyright 1999 MITEL Corporation All Rights Reserved Printed in CANADA TECHNICAL DOCUMENTATION - NOT FOR RESALE |
Price & Availability of MT88E39
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |